PA7032-44(Z) Data Sheet

44 pin PLCC socket/40 pin DIP 0.6” plug

Supported Device/Footprints

This adapter allows programming of the Altera 7032 in a PLCC package using one of several 40 pin DIP programmers.

Device			Footprint
Mfgr	Device	Package	Device
Altera	EPM7032xQxx44	PLCC or JLCC	40 Pin DIP (see programmer instructions)

Supported Programmers

The following programmers are known to work, or not work with this adapter.

Manufacturer	Models	Compatible
Advantech	PC-UPPROG	Yes
B&C Microsystems	Proteus UP40 & UP56	Yes
BP Microsystems	All models	No
EE Tools	Allmax	Yes
Logical Devices	ChipMaster 3000	Yes
Systems General	Turpro-(/FX)	Yes

Adapter Dimensions



Press rim to open socket, Press device to close

7032-44



7032-44Z

Adapter Parts & Part Numbers

The following chart shows the various socket and board part numbers that make up these adapters.

Adapter	Test Socket	Top Board	Bottom Board
7032-44	44-106 or 44-306	44PL2-1 or 44PL2-3	AL7032
7032-44Z	44-400	44PL2-Z	AL7032

Adapter Construction

The adapter is made up of 3 sub-assemblies. They assemble via connectors making the adapter modular. This way the sub-assemblies can be replaced when they wear out.

When disassembling the adapter take care not to bend the pins. When reassembling the adapter note the pin 1 indicators to align the parts correctly.

Test Socket

PLCC Auto-Eject test socket:
Yamaichi Part #: IC120-0444-106 LSC Part #: 44-106
Yamaichi Part #: IC120-0444-306 LSC Part #: 44-306
ZIF Lidded socket:
Yamaichi Part #: IC51-0444-400 LSC Part #: 44-400

44PL2-1, -3, -Z

Accepts the test socket and connects to the bottom board.

AL7032

Performs the wiring shown in the Adapter Wiring section.

Adapter Wiring

The following chart shows the connections from the PLCC device to the adapter’s DIP plug.

DEVICE	PLUG	PLUG	DEVICE
1	1	25	44
2	2	30/J1	43
3	40	20	42
4	28/J2	27	41
5	5	29	40
6*	-	39	39
7	7	38	38
8	8	37	37
9*	-	36	36
10	20	40	35
11*	-	34	34
12*	-	33	33
13	13	32	32
14*	-	-	31*
15	40	20	30
16	16	-	29*
17*	-	-	28*
18	18	-	27*
19	19	26	26
20*	-	-	25*
21	21	24	24
22	20	40	23

* Indicates pulled to ground via a 10K resistor.
VCC to GND .1uf bypass
SK + SCK signals (PGMR pins 30 +28) are buffered with 74HC14's. These buffers may be bypassed using J1 + J2.

LOGICAL SYSTEMS
Logical Systems Corporation
PO Box 6184, Syracuse, NY 13217-6184 USA
Tel (315) 478-0722, FAX (315) 479-6753
www.logicalsys.com, Email: info@logicalsys.com